Digital IC Design Junior Engineer at Marvell in Cordoba, Argentina. Design, simulation, implementation, and validation of DSP ASICs; RTL modules in Verilog/SystemVerilog; proficiency in C/C++ and Python; on-site role with firmware and Linux-based tooling.
What they are looking for
Details
- Work type
- Onsite
- Remote eligible
- No
Get new Engineering internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Engineering internships
Internship: Group Operations & Technology, Group Engineering – Wealth [January - May 2026]
OCBC Malaysia · OCBC Singapore
New Grad Civil Engineer I
HNTB · Houston, TX
Returning Intern Engineer- Structures- Summer 2027- Los Angeles Structures (For Current/Former HNTB Interns Only)
HNTB · Los Angeles, CA
New Grad Civil Engineer I - Roadway Group
HNTB · Austin, TX
Internship : Application of Electrical Impedance Cytometry (EIC) for the Characterization of Pharmaceutical Nanoparticles, Belgium - 2026
Gsk · Rixensart, Belgium
Co-op - Design Engineering - Latham, NY - January-June 2027
Philips · Latham, NY
More at Marvell Technology
Design For Test Intern, MS - Summer 2027
Santa Clara, CA
SRAM Circuit Design Intern, MS - Summer 2027
Burlington, VT
SRAM Software Engineer Intern, BS - Summer 2027
Burlington, VT
Design Verification Intern
2 Locations
System Chip Validation Intern
Petah-Tikva
Technical Sales Intern, BS - Summer 2027
Santa Clara, CA