Entry-level Digital Physical Design Engineer based in Austin, TX. Responsibilities include layout implementation, checks, and data preparation under guidance from senior engineers; assist with timing, power, quality, or rule-check tasks using standard engineering tools; collaborate with design, verification, and methodology teams to resolve routine issues and improve design quality; document design flows, results, and lessons learned; contribute to structured execution, technical learning, and successful project milestones. Qualifications include recent Bachelor’s/Master’s degree in Electrical Engineering, Electronics, Computer Engineering, Computer Science, Physics, or related discipline within the past two years; hands-on lab/project/internship experience; familiarity with design, verification, programming, or lab tools; strong engineering fundamentals; good communication in English.
What they are looking for
Details
- Work type
- Onsite
- Remote eligible
- No
Get new Engineering internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Engineering internships in Austin
Student - Engineering Co-op
Magna International · Southfield, MI
Design Engineering Co-Op
idexcorp · Cedar Falls, IA
Construction Sheet Metal Apprentice
Lee Company · Madison, AL
Lab Assistant - Automation
Sonic Healthcare USA · Austin, TX
2027 Spring/Summer Co-Op - Manufacturing Engineer
Alcon · Fort Worth, TX
Quality Assurance Engineer Summer 2027 Co-Op
Tokyo Electron · Albany, United States
More at Nxp
Stage ingénieur : Architecture avancée de récepteur pour les communications sans fil à très haut débit de données (F/H)
Caen
Stage ingénieur : Conception d’amplificateurs analogiques utilisant des techniques d’auto-zéro (H/F)
Caen
Stage Ingénieur : Batterie AC : Étude avancée de la génération d’un réseau 48 V à partir d’une architecture de batterie distribuée (F/H)
Toulouse, France
Stage Ingénieur : Sécurité Fonctionnelle (F/H)
Toulouse, France
Stage ingénieur : Simulation CEM de cartes électroniques (H/F)
Toulouse, France
G7 Fellow – High-Speed Interfaces & Clocking Strategy
2 Locations