12-week full-time hardware design for test (DFT) internship at NVIDIA in Santa Clara, US. Applicants must be actively enrolled in an MS or PhD program in Electrical Engineering, Computer Engineering, or a related field, with an anticipated graduation date. Relevant experience may include Design for Test (DFT), Digital Design, Test Architecture and DFT Planning, Static Timing Analysis (STA), pre-/post-silicon debugging, Scan Chain Design and ATPG, Boundary Scan, Memory BIST, and related testing methods. Programming skills such as Perl, TCL, C, C++, and Python are commonly expected. Hourly pay ranges from $20 to $71 USD, with intern benefits available.
What they are looking for
Details
- Work type
- Onsite
- Compensation
- Paid
- Remote eligible
- No
Get new Engineering internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Engineering internships in Santa Clara
Entry Level ASIC/FPGA Design Engineer – Space Electronics - MTV
Boeing · Mountain View, CA
Global Security Design & Engineering Intern, Spring 2027
Disney · Glendale, CA
Returning Intern Engineer- Structures- Summer 2027- Los Angeles Structures (For Current/Former HNTB Interns Only)
HNTB · Los Angeles, CA
Returning Intern Engineer- Structures- Summer 2027- Los Angeles Structures (For Current/Former HNTB Interns Only)
Hntb · Los Angeles, CA
Entry Level ASIC/FPGA Design Engineer – Space Electronics - MTV
Boeing Japan Kabushiki Kaisha · Mountain View, CA
Chemistry/Materials Engineering Internship (Summer 2027)(Onsite)
RTX · Fairfield, CA
More at NVIDIA
Linux for Edge System Software Engineer (RDSS intern)
Taipei, Taiwan
System Application Engineer (RDSS Intern)
Taipei, Taiwan
System Software Engineering Intern, GPU - 2027
Poland
Circuit Validation Engineer Intern - 2027
Shanghai, China
Solutions Architecture Intern - Summer 2027
Santa Clara, CA
System Software Intern, Video Chips - Summer 2027
Shanghai, China