Ph.D. Intern - Analog, Mixed Signal & Circuit Design at Marvell, onsite in Santa Clara, CA. Interns join active design teams to work on production IP and research-stage silicon, focusing on analog and mixed-signal circuit design (PLL, SerDes, ADC/DAC, LDOs, and high-speed I/O) in advanced CMOS processes. Use Cadence Virtuoso and Spectre; MATLAB or Python for system-level modeling. Includes a structured analog design curriculum and the opportunity to see research go to silicon deployed at scale.
What they are looking for
Details
- Work type
- Onsite
- Compensation
- Paid
Get new Engineering internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Engineering internships
Mechatronics Engineering Co-Op
Valeo · Troy, MI
Intern- Engineering (Business Process/Workflow Management)
Microchiphr · Chandler, AZ
Mechanical Engineering Intern
amainc · Hampton, VA
Chemical Process Engineer Co-Op - Spring 2027
Iko · Seville, OH
Mechanical Process Engineer Co-Op - Spring 2027
Iko · Seville, OH
Civil Engineer Intern
Ryan Companies · Minneapolis, United States
More at Marvell Technology
Design For Test Intern, MS - Summer 2027
Santa Clara, CA
SRAM Circuit Design Intern, MS - Summer 2027
Burlington, VT
SRAM Software Engineer Intern, BS - Summer 2027
Burlington, VT
Design Verification Intern
2 Locations
System Chip Validation Intern
Petah-Tikva
Technical Sales Intern, BS - Summer 2027
Santa Clara, CA