Post Silicon Validation Intern in NVIDIA's Silicon Co-design Group in Shanghai, focusing on low power feature bring-up, High Speed IO, PLL/Clock validation, and development of validation methodologies, test plans, and automation.
What they are looking for
Details
- Work type
- Onsite
- Remote eligible
- No
Get new internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Other internships in Shanghai
BECA BUSINESS FY27
Accenture · Remote
Buyer - Intern
nvent · Prejmer, Romania
2027 Early Careers: Summer Intern, Distribution – Canada – Toronto, Ontario
AIG · Toronto, Canada
Entry Level Specimen Processor
Labcorp · Phoenix, AZ
Junior Banker
Citi · London, United Kingdom
Young Apprentice - C00 - MUMBAI
Citi · Mumbai, India
More at NVIDIA
AI Infrastructure and Frameworks Intern, Cosmos Lab - 2027
3 Locations
PhD Research Intern, Hardware and Systems Architecture - 2027
Santa Clara, CA
PhD Research Intern, Architecture – 2027
3 Locations
PhD Research Intern, Generalist Embodied Agents Research - 2027
2 Locations
Software Engineering Intern — Replay Tooling and Test Automation - Autonomous Driving
Munich, Germany
PhD Research Intern, Quantum and AI for Chemistry - 2027
Toronto, Canada