NVIDIA ASIC Design and Verification Intern in Shanghai, China. Participate in RTL design and verification of SysASIC and clock-related IPs; develop and debug Verilog/SystemVerilog RTL, testbenches, and verification flows; collaborate with cross-functional teams; pursuing BS/MS in Electrical Engineering, Computer Engineering, Computer Science, or related field.
What they are looking for
Details
- Work type
- Onsite
Get new Engineering internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Engineering internships in Shanghai
Quality Assurance Engineer Summer 2027 Co-Op
Tokyo Electron · Albany, United States
Co-op, Life Cycle Engineering - Systems: January - June 2027 (Hybrid)
Insulet · Acton, MA
Industrial / Mechanical / Electrical Engineer Internship
gfs · Wyoming, MI
Quality Engineering Intern
dtna · 4 Locations
Entry Level ASIC/FPGA Design Engineer – Space Electronics - MTV
Boeing Japan Kabushiki Kaisha · Mountain View, CA
Manufacturing Engineer Intern
Crane Company · Saddle Brook, NJ
More at NVIDIA
AI Infrastructure and Frameworks Intern, Cosmos Lab - 2027
3 Locations
PhD Research Intern, Hardware and Systems Architecture - 2027
Santa Clara, CA
PhD Research Intern, Architecture – 2027
3 Locations
PhD Research Intern, Generalist Embodied Agents Research - 2027
2 Locations
Software Engineering Intern — Replay Tooling and Test Automation - Autonomous Driving
Munich, Germany
PhD Research Intern, Quantum and AI for Chemistry - 2027
Toronto, Canada