G7 Fellow – High-Speed Interfaces & Clocking Strategy
NXP Semiconductors2 Locations · Posted Sep 17
Location: Bangalore
Key ResponsibilitiesTechnology Strategy & Roadmap Leadership Define and drive NXP’s long-term strategy for high-speed interfaces, clocking architectures, PLL technologies, and associated analog foundation IP.
Analyze current and future requirements across all NXP Business Lines and Product Lines.
Develop technology roadmaps aligned with market trends, customer needs, and product strategies.
Identify opportunities for technology consolidation, platform reuse, and architectural alignment across NXP.
Establish strategic priorities and investment recommendations to strengthen NXP’s competitive position. Portfolio Analysis & Make-or-Buy Decisions Assess NXP’s portfolio requirements across automotive, industrial, secure connected edge, networking, and computing applications.
Evaluate internal capabilities, external IP offerings, partnerships, and acquisition opportunities.
Develop and recommend make-versus-buy strategies for PHYs, SerDes, clocking, PLL, and related technologies.
Provide strategic guidance on technology investments based on technical differentiation, reuse potential, time-to-market, and business impact. Clocking & PLL Technology Leadership Define company-wide clocking and synchronization strategies.
Drive the roadmap for next-generation clock generation and PLL solutions with focus on: Low jitter
Low power
Small area
Scalability across process nodes
High-performance operation
Functional safety requirements
Lead development of architectural frameworks for clock distribution, synchronization, timing integrity, and system-level clock management. High-Speed Interface Architecture Provide technical leadership for connectivity technologies including: I3C
USB / eUSB
Ethernet
USXGMII
MIPI
DDR
PCIe
CXL
UCIe
Emerging chiplet interconnect technologies
Guide future PHY and SerDes architectures supporting multi-gigabit and chiplet-based systems. Innovation & Technical Excellence Establish and maintain a long-term innovation roadmap for high-speed interfaces and clocking technologies.
Anticipate emerging industry trends and identify opportunities for NXP differentiation.
Drive benchmarking, technology assessments, and architectural studies.
Foster technical excellence and innovation across engineering communities.
Represent NXP in strategic technical discussions with customers, partners, standards bodies, and ecosystem leaders.
More information about NXP in India...
#LI-9415
What they are looking for
Details
- Work type
- Onsite
- Remote eligible
- No
Get new Business internships by email
Free daily digest, matched to what you pick. Unsubscribe anytime.
More Business internships
Digital Marketing Intern
Gsknch · Beijing, China
Intern Social Media & Content (100%)
Richemont · Schaffhausen
Stage ingénieur : Architecture avancée de récepteur pour les communications sans fil à très haut débit de données (F/H)
Nxp · Caen
Graduate Recruitment / Early Careers Consultant
Allens · Melbourne, Australia
Intern Consumer Marketing Summer 2027
Commerce Bank · St. Louis County Central, MO
Intern Commercial Payments Summer 2027
Commerce Bank · Flr 8
More at NXP Semiconductors
Stage ingénieur : Conception d’amplificateurs analogiques utilisant des techniques d’auto-zéro (H/F)
Caen
Stage ingénieur : Architecture avancée de récepteur pour les communications sans fil à très haut débit de données (F/H)
Caen
Stage Ingénieur : Batterie AC : Étude avancée de la génération d’un réseau 48 V à partir d’une architecture de batterie distribuée (F/H)
Toulouse, France
Stage Ingénieur : Sécurité Fonctionnelle (F/H)
Toulouse, France
Junior System Validation Engineer
Nijmegen
Stage ingénieur : Simulation CEM de cartes électroniques (H/F)
Toulouse, France